

CS302P Lab
attendance Quiz7
(not graded)
BY TEAM Aiza VU

Paid Services Available:

- *LMS Handling*
- *Quiz*
- *Assignments*
- *GDB*
- *Lecture View*

Contact US:

TEAM Aiza VU

0320 8459347

1: A full adder circuit takes _____ bit(s) as input and returns _____ bit(s) as output. Select the correct option

2, 2

2, 1

3, 2

3, 1

2: Which of the following gates is used for parity generation for a binary data string? Select the correct option

AND

XOR

OR

NOR

3: When implementing a half adder by using gates, which of the following gates is used to return carry bit as an output? Select the correct option

XOR

AND

OR

NAND

4: Total number of inputs in a half adder is _____. Select the correct option

4

1

3

2

5: Consider the below given EWB circuit, what values will be displayed on 7-segment displays A and B when the circuit simulation is activated in EWB? Select the correct option

2, 3

3, 3

1, 3

0, 1

THANK YOU